10

20

## WHAT IS CLAIMED IS:

- 1. A flash memory structure, comprising:
- a tunneling oxide layer located upon a substrate;
- a floating gate located upon the tunneling oxide layer;
- 5 a first oxide layer located upon the floating gate;
  - a high dielectric constant dielectric layer located upon the first oxide layer;
  - a second oxide layer, located upon the high dielectric constant dielectric layer, wherein, together with the first oxide layer and the high dielectric constant dielectric layer, a dielectric stacked layer is formed:
  - a control gate formed on the second oxide layer of the dielectric stacked layer; and
  - a source/drain region located in the substrate on the two sides of the floating gate.
  - 2. The flash memory structure as defined in claim 1, wherein a band gap value of the high dielectric constant dielectric layer is less than a band gap value of silicon oxide.
  - The flash memory structure as defined in claim 1, wherein a dielectric constant of the high dielectric constant dielectric layer is greater than 8.
  - 4. The flash memory structure as defined in claim 1, wherein the high dielectric constant dielectric layer is a single layer including one material selected from the group consisting of Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, ZrSi<sub>4</sub>O<sub>2</sub>, HfSi<sub>4</sub>O<sub>2</sub>, La<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub>, Ta<sub>2</sub>O<sub>3</sub>, Pr<sub>2</sub>O<sub>3</sub> and TiO<sub>2</sub>.
    - 5. The flash memory structure as defined in claim 1, wherein the high dielectric constant dielectric layer is a layer including a mixed material any one selected from the group consisting of Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, ZrS<sub>1</sub>O<sub>2</sub>, HfSi<sub>2</sub>O<sub>3</sub>, ZrO<sub>3</sub>, HfO<sub>3</sub>, Ta<sub>2</sub>O<sub>4</sub>, Pr<sub>2</sub>O<sub>5</sub>, and

10

15

20

TiO2.

- 6. The flash memory structure as defined in claim 1, wherein the material of the high dielectric constant dielectric layer is stacked layer, each layer of the stacked layer including one selected from the group consisting of Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, ZrSi<sub>x</sub>O<sub>y</sub>, HfSi<sub>x</sub>O<sub>y</sub>, La<sub>2</sub>O<sub>3</sub>, ZrO<sub>3</sub>, HfO<sub>3</sub>, Ta<sub>2</sub>O<sub>4</sub>, Pr<sub>2</sub>O<sub>3</sub> and TiO<sub>3</sub>.
  - 7. A flash memory structure, comprising:
  - a tunneling oxide layer located upon a substrate:
  - a floating gate located upon the tunneling oxide layer;
  - a first oxide layer located upon the floating gate;
- a high dielectric constant dielectric layer located upon the first oxide layer, wherein, together with the oxide layer, a dielectric stacked layer is formed;
- a control gate formed on the high dielectric constant dielectric layer of the dielectric stacked layer; and
- a source/drain region located within the substrate on the two sides of the floating gate.
- 8. The flash memory structure as defined in claim 7, wherein a band gap value of the high dielectric constant dielectric layer is greater than a band gap of silicon oxide.
- 9. The flash memory structure as defined in claim 7, wherein a band gap value of the high dielectric constant dielectric layer is equivalent to a band gap of silicon oxide.
- 10. The flash memory structure as defined in claim 7, wherein the high dielectric constant dielectric layer is a single layer including one material selected from the group consisting of Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, ZrSi<sub>x</sub>O<sub>y</sub>, HfSi<sub>x</sub>O<sub>y</sub>, La<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub>, Ta<sub>2</sub>O<sub>3</sub>, Pr<sub>2</sub>O<sub>3</sub> and TiO<sub>2</sub>.
  - 11. The flash memory structure as defined in claim 7, wherein the high dielectric

gate.

5

constant dielectric layer includes a mixed material selected from any one of the group consisting of Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, ZrSi<sub>x</sub>O<sub>y</sub>, HfSi<sub>x</sub>O<sub>3</sub>, La<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub>, Ta<sub>2</sub>O<sub>3</sub>, Pr<sub>2</sub>O<sub>3</sub> and TiO<sub>2</sub>.

- 12. The flash memory structure as defined in claim 7, wherein the high dielectric constant dielectric layer is a stacked layer, each layer of the stacked layer including one selected from the group consisting of Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, ZrSi<sub>x</sub>O<sub>y</sub>, HfSi<sub>x</sub>O<sub>y</sub>, La<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub>, Ta<sub>3</sub>O<sub>4</sub>, Pr<sub>2</sub>O<sub>3</sub> and TiO<sub>3</sub>.
  - 13. A flash memory structure, comprising:
  - a tunneling oxide layer located upon a substrate;
  - a floating gate located upon the tunneling oxide layer;
  - an Al<sub>2</sub>O<sub>3</sub> layer located upon the floating gate;
  - a control gate located upon the Al2O3 layer; and
  - a source/drain region located within the substrate on the two sides of the floating